Guest Editorial:
Special Section on “Autonomous Silicon Validation and Testing of Microprocessors and Microprocessor-Based Systems”

MICROPROCESSORS are unique. They can be programmed to solve any problem that can be solved algorithmically. On the other hand, microprocessor designs are notoriously complex and very challenging to test. This leads to an interesting question: Can a microprocessor be programmed to test itself? This is the central theme of this Special Issue.

A typical microprocessor or embedded processor may incorporate a wide range of design and manufacturing practices from structured application-specific integrated circuit (ASIC) to full custom design, from manual layout, semicustom layout to fully automatic layout. Therefore, for manufactured microprocessors silicon validation and testing technology should go hand-in-hand with the design technology and run the entire gamut of available practices and methodologies. With ever increasing transistor counts and frequency of interfaces together with a burgeoning number of failure mechanisms, the tasks of validating and testing microprocessors and microprocessor-based ICs have become more challenging. Customer quality expectations set high goals for defect coverage while the diversity and density of design (either in microprocessors or in embedded processor-based system-on-chip (SoC) architectures) introduce serious structural difficulties in accessing the internal nodes of such complex designs. Lack of internal access, as well as interaction between local signal channels and global routing makes detection difficult because the traditional testing paradigm of divide and conquer is less applicable.

Effective methodologies for silicon validation and testing from the first stages of silicon prototyping through volume production, manufacturing testing, and subsequent field operation can benefit from the uniqueness of locally available microprocessor hardware that is not found in other designs. A processor has exceptional functional access to every other component of a complex design. The processor’s unique programmability can be used to support the validation and testing of itself and its surrounding components as it provides a powerful processing engine that can efficiently handle test application and test control algorithms.

This Special Issue presents a collection of recent work in this field of autonomous and semiautonomous silicon validation and testing of microprocessors and microprocessor-based systems. Among the papers submitted for this Special Issue, five were selected. They cover several important aspects of the technical area: from first silicon validation and debug to manufacturing and production testing, including both software-based and hardware-based test techniques and design-for-test methods that range from pure functional instruction-based to structural scan-based, tests. The scope of papers extends from embedded unprocessors to multicore microprocessors.

The first paper, “First silicon functional validation and debug of multicore microprocessors,” by T. J. Foster, D. L. Lastor, and P. Singh, describes silicon validation and debug of multiprocessor chips. The major challenges stem from multilevel and distributed memory systems and the communication complexity among cores. The results on an eight-node AMD Opteron-based system are provided.


The third paper, “Satisfiability-based automatic test program generation and design for testability for microprocessors,” by L. Lingappan and N. K. Jha also contributes to the area of software-based self-testing. A satisfiability (SAT)-based methodology for automatic generation of self-test programs for microprocessors is described. In the event that SAT-based test generation does not provide high enough fault coverage, DFT modifications at the RT level are employed to improve gate-level fault coverage.

The fourth paper, “Embedded test decompressor to reduce the required channels and vector memory of tester for complex processor circuit,” by Y. Han, Y. Hu, X. Li, H. Li and A. Chandra focuses on reduction of tester channels and vector memory for ATE-based testing applied to complex processors. Test pin count and memory reductions are achieved by the presented embedded test patterns’ decompressor design.

The fifth paper, “STEAC: A platform for automatic SOC test integration,” by C.-Y. Lo, C.-H. Wang, K.-L. Cheng, Huang, C.-W. Wang, S.-M. Wang, and C.-W. Wu provides a comprehensive analysis and supporting tool for the practical challenges of complex microprocessor-based SOC testing. The discussion includes test scheduling, test access mechanism design, and a test wrapper architecture supporting both scan and functional test. Different techniques are integrated in an automatic SOC test flow that has been demonstrated on a fabricated industrial processor-based SOC.
We would like to thank the anonymous reviewers for their timely and competent review.

**DIMITRIS GIZOPOULOS**
Department of Informatics
University of Piraeus
Piraeus, 18534 Greece

**ROBERT C. AITKEN**
Research and Development Department
ARM Inc.
Sunnyvale, CA 94089 USA

**SANDIP KUNDU**
Electrical and Computer Engineering Department
University of Massachusetts
Amherst, MA 01003 USA

Dimitris Gizopoulos (SM’03) received the Computer Engineering Diploma from the University of Patras, Patras, Greece, and the Ph.D. degree in informatics and telecommunications from the University of Athens, Athens, Greece.

He is currently an Assistant Professor with the Department of Informatics, University of Piraeus, Greece. His research interests include microprocessors and microprocessor-based systems design, test, and fault tolerance, and embedded systems design, test, and reliability. He has published more than 75 papers in peer reviewed transactions, journals, and conference proceedings, is co-inventor of a U.S. patent, author of one book, and editor of a second book. He is an Associate Editor of the Springer’s *Journal of Electronic Testing: Theory and Applications*.

Dr. Gizopoulos is a Golden Core Member of the IEEE Computer Society. He is an Associate Editor of the IEEE TRANSACTIONS ON COMPUTERS and the IEEE Design and Test of Computers Magazine. He has been a Guest Editor in several Special Issues in IEEE journals. Since 2004, he has been a member of the Steering Committee of the IEEE International Test Conference (ITC) and, during the period of 2001–2006, he has been a member of the Steering Committee of the IEEE European Test Symposium (ETS). He was General Chair of the IEEE European Test Workshop 2002 and the IEEE International On-Line Testing Symposium 2003. He is Program Chair of the IEEE International On-Line Testing Symposium 2007. He is a member of the Executive Committee of the IEEE Computer Society Test Technology Technical Council (TTTC) with contributions to the Technical Meetings and the Tutorials and Education Groups.

Robert C. Aitken (SM’03) received the Ph.D. degree from McGill University, Montreal, QC, Canada.

He is currently an R&D Fellow with ARM Inc., Sunnyvale, CA. His areas of responsibility include low power design, design for manufacturability, and design for testability. His research interests include design for variability, defect analysis, and fault diagnosis. He has given tutorials and short courses on several subjects at conferences and universities worldwide. He has published over 60 technical papers.

Dr. Aitken was a recipient of two Best Paper Awards from the International Test Conference. He served as General Chair of the 2005 International Test Conference and was an Associate Editor for the IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS.

Sandip Kundu (F’07) is a Professor of Electrical and Computer Engineering at the University of Massachusetts, Amherst. Previously, he was a Principal Engineer with Intel Corporation, Santa Clara, CA, and Austin, TX, and a Research Staff Member with IBM Corporation, Yorktown Heights, NY. He has published more than 80 papers in diverse areas including VLSI design, testing, CAD, and coding and information theory. He holds 11 patents and has given more than a dozen tutorials at conferences.

Dr. Kundu was the Technical Program Chair of ICCD in 2000 and the General Chair in 2001. He also served as a Co-General Chair of VLSI 2005 Conference. He is a distinguished visitor of the IEEE Computer Society. He currently serves as an Associate Editor of the IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS. Previously, he served as Associate Editor of the IEEE TRANSACTIONS ON COMPUTERS.